

Low-Power Differential SRAM design for SOC Based on the 25-um Technology

¹Sivaprasad Godugunuri, ²Naveen Dara, ³SambasivaNayak R

^{1,2,3}Dept. of ECE, Sri Chundi Ranganayakulu Engineering college, Chilakaluripet, A.P, India

Abstract

In recent, the SOC styles area unit the vastly complicated styles in VLSI these SOC styles having important low-power operations problems, to comprehend this we tend to enforced low-power SRAM. However, these SRAM architectures critically affects the entire power of SOC and competitive space. To beat the higher than disadvantages, during this paper, a low-power differential SRAM design is planned. The differential SRAM design stores multiple bits within the same cell operate at the minimum in operation low-tension and space per bit. The differential SRAM design designed supported the 25-um technology using Tanner-EDA Tool.

Keywords

Differential SRAM, Low-power, Static Random Access Memory (SRAM).

I. Introduction

In VLSI Technology SOC styles having vast complexness and in operation on battery power. The SOC application having giant bit sizes with reference to the memory needed to store these bits with low power and high speed/faster access. For this purpose most developer developing steady SRAM Technology related to SOC applications.

But this SRAM technology having competitive space and value. The low in operation voltages affects the brink voltage (V_{th}) of SRAM cell. Within the case of a traditional 6T SRAM cell, a trade-off exists between the scanning stability and therefore the writing ability, attributable to that, it's terribly difficult to at the same time succeed adequate scan stability and write ability in an exceedingly low-tension region.

Several SRAM cell alternatives with a scan port are planned for a low-tension operation. The 10T SRAM [3] cell includes vertical and horizontal WLS, each of which requires being designated to access the storage nodes. Throughout the write operation, each the WLS area unit designated solely within the designated cell. The most disadvantage of the 10T SRAM is that it suffers from an outsized space overhead to accommodate the extra transistors in its design. To beat this drawback average 8T-SRAM [1], [4],[9] introduced, however, a difficulty with no write-back theme and it exhibits a competitive space. However, a downside of this 8T SRAM is that its scan delay will increase significantly with an outsized variation in V_{th} , as a result of a trade-off between the scanning stability and therefore the scan delay exists.

II. Differential SRAM Design

Fig.1. shows the design of the differential SRAM style in one block. The differential SRAM [1-2] styles stores multiple bits in one block, the minimum in operation voltage and space per little bit of the planned SRAM depend upon the quantity of bits in one block. SRAM includes four cross-coupled electrical converter pairs, pass gate transistors (PGL1~4 and PGR1~4), block mask transistors (MASK1 and MASK2), write access transistors (WR1 and WR2), scan buffers (RD1 and RD2), a head switch (P1), and cross-coupled PMOS's (P2 and P3). WLS (WL1~4), the Block

Choose Signal (BLK), and therefore the scan WL (RWLB) area unit row-based signals, whereas the write WL (WWL), write BLS (WBL and WBLB), and browse BLS (RBL and RBLB) area unit column-based signals. The differential SRAM design operates at full swing native bit line with low-tension operations.




Fig. 1: The Design of the differential SRAM style in one block.

The differential SRAM Having 3 forms of operation modes. These are

A. Hold Operation

During the hold state, BLK forced to VDD the write bit line and native bit lines area unit discharged and browse buffers area unit in off state. The RWLB conjointly control at 0v, to eliminate the RBL outpouring current.

The below Table 1 shows the operation modes of differential SRAM block with four bit.

Table 1: Operation Modes of Differential SRAM Block With Four Bit

Signal Name	Hold Operation	Read Operation		Write Operation		
		Phase 1	Phase 2	Selected	Row selected	Column selected
WL1	0	1	1	1	1	0
WL2	0	1	1	1	1	0
WL3	0	1	1	1	1	0
WL4	0	1	1	1	1	0
BLK	1	0	0	0	0	1
RWLB	1	1	0	1	1	1
WBL	0	0	0	1	0	1
WBLB	0	0	0	0	0	0
RBL	0	1	1	1	1	1
RBLB	0	1	0	1	1	1
WWL	0	0	0	1	0	1

B. Read Operation

The read operation having once more 2 phases of operation, in section one scan operation is comparable to 8T-SARM scan

operation except for RWLB. If RWLB is high then scan buffer line isn't discharged.

The second section starts with the falling of the RWLB. The RWLB permits not solely the discharge of the RBL however conjointly the feedback of cross-coupled pmos. Conjointly BLK control at 0V, and write lines area unit control at VDD. One among the scan buffer line remains at VDD. Regeneration of the cross-coupled PMOS's will increase the LBL to the worth of the complete VDD then LBL achieved fully swing and gate of RBL is at VDD no would like of boosted WL's.

C. Write Operation

The write operation more divided into 3 types, these are selected block write operation, row selected block to write operation and column selected block operation.

1. Selected Block

In selected write operation BLK is at 0V, and WWL is controlled at VDD then write access transistors area unit ON. Write lines area unit enabled. The write operation is differential.

2. Row Selected Block

This operation is comparable to scan operation except RWLB control at VDD.


3. Column Selected Block

The write lines area unit control at 0V and BLK and WWL area unit high, leading to the consumption of an outsized quantity of static power throughout the write operation. The dc current path within the column half-selected block is eliminated by connecting the sources of the block mask transistors to the WBLs.


4. Data Flip

If each the WL and therefore the BLK area unit high, at the same time then knowledge flipping condition happen.

The fig. 2. Shows the various bit sizes of differential SRAM Architectures with 25-um technology with Tanner EDA S-edit Tool.



a) 4-bit



(b). 8-bit

Fig. 2: Differential SRAM design with (a) 4-bit and (b) 8-bit styles

III. Bit-Interleaved SRAM Design

Many SRAM cell alternatives with a decoupled scan port are planned for a low-tension operation. The advantage of adding a decoupled scan port is that it eliminates the trade-off between the scanning stability and therefore the writing ability within the SRAM array to that the bit-interleaving [2] isn't applied; therefore, the scanning stability and write ability may be optimized severally, facilitating a low-tension operation.




Fig. 3: Selected, half-selected, and unselected cells in an exceedingly bit-interleaved SRAM array.

Fig.3 shows a bit-interleaved SRAM array design. In an exceedingly bit-interleaved SRAM array, the chosen cells area unit the SRAM cells targeted for the scan or write operation. The row half-selected cells area unit the SRAM cells set on the chosen row and therefore the unselected column, whereas the column half-selected cells area unit the SRAM cells set on the unselected row and therefore the designated column. Throughout the write operation, the row half-selected cells area unit disturbed attributable to the choice

of the word line (WL) of the row half-selected cells. Thus, the soundness of the row half-selected cells ought to even be thought of within the SRAM style.




Fig. 4: S-Edit design of the bit-interleaving SRAM design with 4bit.

In the bit-interleaved style, we have a tendency to exploitation the various bit sized SRAM cells. Looking for the memory size, the bit-interleaved style is enforced. Essentially this system is employed in NXN SRAM array styles to lowering the forward soft errors. Therefore these single bit errors are simply rectified exploitation the error correction codes.

IV. Simulation Results

Simulation results are performed exploitation Tanner EDA tool in 25-um technology with providing voltage 5v. The differential size SRAM styles are having minimum operative voltages, the cross-coupled PMOS at the most voltage and RWLB is enabled, once BLK is commanded at VDD then the native bit line is charged with VDD and WL's are boosting from VSS to VDD then the minimum voltage writes operation is going on.

The vice versa condition, the cross-coupled PMOS charging with low voltages and RWLB is disabled, once BLK is command at VDD forthwith the native bit line is discharged WL's are discharged then the minimum scan operation is going on.

The below results shows the differential SRAM S-Edit style simulation in T-Spice.




Fig. 5: Differential SRAM S-Edit simulation results in T-Spice. The area of the layout is calculated exploitation the L-Editor, the Layout of the differential SRAM design supported the 25-um technology.




Fig. 6: The Layout of the Differential SRAM Design Supported the 25-um Technology.

A. Performance Analysis

Comparison table depicts the transistors over a spread of Power provide. It's shown that the planned technique has minimum power, delay, and area.

PARAMETERS	Power			Delay			Area
	5Vdd	3.3Vdd	2.5Vdd	5Vdd	3.3Vdd	2.5Vdd	
AVERAGE 8T SRAM	102 nW	4.38 pW	2.07 pW	0.58 ns	0.52 ns	0.5 ns	19x19 um
DIFFERENTIAL SRAMDESIGNS							
2BIT CELL	0.24 pW	0.41 nW	64.9 pW	0.69 ns	0.49 ns	0.69 ns	15x14.5 um
4BIT CELL	3.7 pW	0.46 nW	45.8 pW	0.57 ns	0.50 ns	0.49 ns	15x22.5 um
8BIT CELL	0.25 nW	0.21 nW	0.21 nW	0.53 ns	0.49 ns	0.45 ns	15x43 um

V. Conclusion

In the differential SRAM, the tradeoff between the read stability and the read delay is eliminated. A full-swing LBL is achieved using cross-coupled PMOS's; thus, the gate of the read buffer is driven by a full VDD, while a suppressed WL read assist circuit is applied to enhance read stability.

Consequently, it can be concluded that the differential SRAM based on the 25-um technology exhibits a considerably smaller read delay and consumes less energy with a slightly smaller area than the average-8T SRAM.

Feature scope of this paper we will develop the differential SRAM design into NxN SRAM array with bit-interleaving.

References

[1] Younghwi Yang, Juhyun Park, Kiryong Kim, Seong-Ook Jung", Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage

- Operation” 1063-8210, 2015 IEEE.
- [2] J. Maiz, S. Hareland, K. Zhang, P. Armstrong, “Characterization of multi-bit soft error events in advanced SRAMs”, In IEDM Tech. Dig., Dec. 2003, pp. 21.4.1–21.4.4.
- [3] I. J. Chang, J.-J. Kim, S. P. Park, K. Roy, “A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS,” IEEE J. Solid-State Circuits, Vol. 44, No. 2, pp. 650–658, Feb. 2009.
- [4] M. Khayatzaheh, Y. Lian, “Average-8T differential-sensing subthreshold SRAM with bit interleaving and 1k bits per bitline,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 22, No. 5, pp. 971–982, May 2014.
- [5] B. H. Calhoun, J. F. Ryan, S. Khanna, M. Putic, J. Lach, “Flexible circuits and architectures for ultralow power,” Proc. IEEE, Vol. 98, No. 2, pp. 267–282, Feb. 2010.
- [6] L. Chang et al., “An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches,” IEEE J. Solid-State Circuits, Vol. 43, No. 4, pp. 956–963, Apr. 2008.
- [7] N. Verma, A. P. Chandrakasan, “A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy,” IEEE J. Solid-State Circuits, Vol. 43, No. 1, pp. 141–149, Jan. 2008.
- [8] M. Khayatzaheh, Y. Lian, “Average-8T differential-sensing subthreshold SRAM with bit interleaving and 1k bits per bitline,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 22, No. 5, pp. 971–982, May 2014.
- [9] (Jul. 2013). BSIM-CMG 107.0.0 Multi-Gate MOSFET Compact Model. [Online] Available: http://www.device.eecs.berkeley.edu/bsim/?page=BSIMCMG_LR
- [10] Z. Guo, A. Carlson, L.-T. Pang, K. T. Duong, T.-J. K. Liu, B. Nikolic, “Large-scale SRAM variability characterization in 45 nm CMOS,” IEEE J. Solid-State Circuits, Vol. 44, No. 11, pp. 3174–3192, Nov. 2009.



Mr. Sivaprasad Godugunuri received his M.Sc.(Tech) VLSI Design from Andhra University, Visakhapatnam, Andhra Pradesh in 2011. At present he is pursuing M. Tech. in VLSI & ES from Sri Chundi Ranganayakulu engineering college Chilakaluripet, affiliated JNT University-Kakinada, Andhra Pradesh. His research interests include Digital Electronics, VLSI Design and Verification.



Mr. Dara Naveen received his M.Tech degree VLSI System Design from A.M.Reddy engineering college, Narasaraopet, affiliated to JNT University-Kakinada, Andhra Pradesh in 2016 and B.TECH degree in ECE from Sri Chundi Ranganayakulu engineering college Chilakaluripet, affiliated JNT University-Kakinada, Andhra Pradesh in 2013. He qualified GATE 2013.

At present, he is working as assistant professor in Sri Chundi Ranganayakulu engineering college Chilakaluripet.



Mr. R. SAMBASIVA NAYAK received the B.Tech-ECE from ANU-Guntur, India, in 2003 and M.Tech-DECS from JNTUH, India, in 2007. He is currently working as Associate Professor in Sri Chundi Ranganayakulu Engineering College-JNTUK, India. He has been active in research for more than 10 years and published 15 journals, 16 National Conferences, 25 International Conferences in the field of Communications. He is a Life Member

in Indian Society of Technical Education (ISTE), International Association of Engineering, International Association of CSIT, and Universal Association of ECE & Editorial Member of IIRJC. His research interests include VLSI, Embedded Systems, Mobile Cellular Systems, and Digital Image Processing.